Product
0
DS92LV040A
  • DS92LV040A
  • DS92LV040A
  • DS92LV040A

DS92LV040A

ACTIVE

4-channel bus LVDS transceiver

Texas Instruments DS92LV040A Product Info

1 April 2026 4

Parameters

Function

Transceiver

Protocols

BLVDS

Number of transmitters

4

Number of receivers

4

Supply voltage (V)

3.3

Signaling rate (Mbps)

155

Input signal

LVDS, LVTTL

Output signal

LVDS, LVTTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Package

WQFN (NJN)-44-49 mm² 7 x 7

Features

  • Bus LVDS Signaling
  • Propagation Delay: Driver 2.3 ns Max, Receiver 3.2 ns Max
  • Low power CMOS Design
  • 100% Transition Time 1 ns Driver Typical, 1.3 ns Receiver Typical
  • High Signaling Rate Capability (above 155 Mbps)
  • 0.1 V to 2.3 V Common Mode Range for
    VID = 200 mV
  • 70 mV Receiver Sensitivity
  • Supports Open and Terminated Failsafe on Port Pins
  • 3.3-V Operation
  • Glitch Free Power up/down (Driver & Receiver Disabled)
  • Light Bus Loading (5 pF Typical) per Bus LVDS Load
  • Balanced Output Impedance
  • Product Offered in 44 Pin WQFN Package
  • High Impedance Bus Pins on Power Off
    (VCC = 0 V)
  • Bus LVDS Signaling
  • Propagation Delay: Driver 2.3 ns Max, Receiver 3.2 ns Max
  • Low power CMOS Design
  • 100% Transition Time 1 ns Driver Typical, 1.3 ns Receiver Typical
  • High Signaling Rate Capability (above 155 Mbps)
  • 0.1 V to 2.3 V Common Mode Range for
    VID = 200 mV
  • 70 mV Receiver Sensitivity
  • Supports Open and Terminated Failsafe on Port Pins
  • 3.3-V Operation
  • Glitch Free Power up/down (Driver & Receiver Disabled)
  • Light Bus Loading (5 pF Typical) per Bus LVDS Load
  • Balanced Output Impedance
  • Product Offered in 44 Pin WQFN Package
  • High Impedance Bus Pins on Power Off
    (VCC = 0 V)

Description

The DS92LV040A is one in a series of Bus LVDS transceivers designed specifically for high speed, low power backplane or cable interfaces. The device operates from a single 3.3-V power supply and includes four differential line drivers and four receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3-V LVTTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation while consuming minimal power and reducing EMI. In addition, the differential signaling provides common mode noise rejection greater than ±1 V.

The receiver threshold is less than +0/−70 mV. The receiver translates the differential Bus LVDS to standard (LVTTL/LVCMOS) levels. (See the Application Information Section for more details.)

Subscribe to Welllinkchips !
Your Name
* Email
Popular Posts
Featured Parts More >
Submit a request
CONTACT US
Company address

WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK

Send Enquiry
SEND e-MAIL
Office hour from 9am to 6pm ,
Monday through Friday, UTC/GMT +8