Product
0
LSF0204-Q1
  • LSF0204-Q1

LSF0204-Q1

ACTIVE

Automotive 4-Bit Bidirectional Multi-Voltage Level Translator for Open-Drain or Push- Pull Interface

Texas Instruments LSF0204-Q1 Product Info

1 April 2026 0

Parameters

Bits (#)

4

Data rate (max) (Mbps)

200

Topology

Open drain, Push-Pull

Direction control (typ)

Auto-direction

Vin (min) (V)

0.8

Vin (max) (V)

4.5

Vout (min) (V)

1.8

Vout (max) (V)

5.5

Applications

GPIO, I2C, JTAG, MDIO, SDIO, SMBus, SPI, UART

Features

Output enable, Partial power down (Ioff)

Prop delay (ns)

6.7

Technology family

LSF

Supply current (max) (mA)

0.004

Rating

Automotive

Operating temperature range (°C)

-40 to 125

Package

TSSOP (PW)-14-32 mm² 5 x 6.4

Features

  • AEC-Q100 qualified for automotive applications
    • Temperature grade 1: –40°C ≤ TA ≤ 125°C
    • Device HBM ESD classification level 2
    • CDM ESD classification level C6
  • Provides auto-bidirectional voltage translation without direction pin
  • Supports open drain or push-pull applications such as I2C, I2S, SPI, UART, JTAG, MDIO, SDIO, and GPIO
  • Supports up to 100-MHz up translation and greater than 100-MHz down translation at ≤ 30-pF capacitor load and up to 40-MHz up/down translation at 50-pF capacitor load
  • Supports Ioff, partial power down mode (see Section 7.3)
  • Allows bidirectional voltage level translation between
    • 0.95 V ↔ 1.8, 2.5, 3.3, 5.5 V
    • 1.2 V ↔ 1.8, 2.5, 3.3, 5.5 V
    • 1.8 V ↔ 2.5, 3.3, 5.5 V
    • 2.5 V ↔ 3.3, 5.5 V
    • 3.3 V ↔ 5.5 V
  • 5-V tolerance on I/O ports
  • Low Ron enables better signal integrity
  • Flow-through pinout for easy PCB trace routing
  • Latch-up performance exceeds 100 mA per JESD17
  • AEC-Q100 qualified for automotive applications
    • Temperature grade 1: –40°C ≤ TA ≤ 125°C
    • Device HBM ESD classification level 2
    • CDM ESD classification level C6
  • Provides auto-bidirectional voltage translation without direction pin
  • Supports open drain or push-pull applications such as I2C, I2S, SPI, UART, JTAG, MDIO, SDIO, and GPIO
  • Supports up to 100-MHz up translation and greater than 100-MHz down translation at ≤ 30-pF capacitor load and up to 40-MHz up/down translation at 50-pF capacitor load
  • Supports Ioff, partial power down mode (see Section 7.3)
  • Allows bidirectional voltage level translation between
    • 0.95 V ↔ 1.8, 2.5, 3.3, 5.5 V
    • 1.2 V ↔ 1.8, 2.5, 3.3, 5.5 V
    • 1.8 V ↔ 2.5, 3.3, 5.5 V
    • 2.5 V ↔ 3.3, 5.5 V
    • 3.3 V ↔ 5.5 V
  • 5-V tolerance on I/O ports
  • Low Ron enables better signal integrity
  • Flow-through pinout for easy PCB trace routing
  • Latch-up performance exceeds 100 mA per JESD17

Description

The LSF0204-Q1 is automotive qualified four channel auto bidirectional voltage translator that operate from 0.8 V to 4.5 V (Vref_A) and 1.8 V to 5.5 V (Vref_B). This range allows for bidirectional voltage translations between 0.8 V and 5.5 V without the need for a direction pin.

When the An or Bn port is LOW, the switch is in the ON-state and a low resistance connection exists between the An and Bn ports. The low Ron of the switch allows connections to be made with minimal propagation delay and minimal signal distortion. The voltage on the A or B side will be limited to Vref_A and can be pulled up to any level between Vref_A and 5.5 V

The supply voltage (VPUn) for each channel may be individually set up with a pull up resistor. For example, CH1 may be used in up-translation mode (1.2 V ↔ 3.3 V) and CH2 in down-translation mode (2.5 V ↔ 1.8 V).

When EN is HIGH, the translator switch is on, and the An I/O is connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by Vref_A. EN must be LOW to ensure the high-impedance state during power-up or power-down.

The LSF0204-Q1 is automotive qualified four channel auto bidirectional voltage translator that operate from 0.8 V to 4.5 V (Vref_A) and 1.8 V to 5.5 V (Vref_B). This range allows for bidirectional voltage translations between 0.8 V and 5.5 V without the need for a direction pin.

When the An or Bn port is LOW, the switch is in the ON-state and a low resistance connection exists between the An and Bn ports. The low Ron of the switch allows connections to be made with minimal propagation delay and minimal signal distortion. The voltage on the A or B side will be limited to Vref_A and can be pulled up to any level between Vref_A and 5.5 V

The supply voltage (VPUn) for each channel may be individually set up with a pull up resistor. For example, CH1 may be used in up-translation mode (1.2 V ↔ 3.3 V) and CH2 in down-translation mode (2.5 V ↔ 1.8 V).

When EN is HIGH, the translator switch is on, and the An I/O is connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by Vref_A. EN must be LOW to ensure the high-impedance state during power-up or power-down.

Subscribe to Welllinkchips !
Your Name
* Email
Popular Posts
Featured Parts More >
Submit a request
CONTACT US
Company address

WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK

Send Enquiry
SEND e-MAIL
Office hour from 9am to 6pm ,
Monday through Friday, UTC/GMT +8