0
ACTIVE
Number of outputs |
10 |
Additive RMS jitter (typ) (fs) |
300 |
Core supply voltage (V) |
2.5, 3.3 |
Output supply voltage (V) |
2.5, 3.3 |
Output skew (ps) |
30 |
Operating temperature range (°C) |
-40 to 85 |
Rating |
Catalog |
Output type |
LVPECL |
Input type |
HSTL, LVPECL |
LQFP (VF)-32-81 mm² 9 x 9
The CDCLVP110 clock driver distributes one differential clock pair of either LVPECL or HSTL (selectable) input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP110 can accept two clock sources into an input multiplexer. The CLK0 input accepts either LVECL/LVPECL input signals, while CLK1 accepts an HSTL input signal when operated under LVPECL conditions. The CDCLVP110 is specifically designed for driving 50-Ω transmission lines.
The VBB reference voltage output is used if single-ended input operation is required. In this case the VBB pin should be connected to CLK0 and bypassed to GND via a 10-nF capacitor.
However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.
The CDCLVP110 is characterized for operation from –40°C to 85°C.
WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK
