0
ACTIVE
Sample rate (max) (Msps) |
80 |
Resolution (Bits) |
12 |
Number of input channels |
2 |
Interface type |
Serial LVDS |
Analog input BW (MHz) |
540 |
Features |
Low Power |
Rating |
Catalog |
Peak-to-peak input voltage range (V) |
2 |
Power consumption (typ) (mW) |
183 |
Architecture |
Pipeline |
SNR (dB) |
70.9 |
ENOB (Bits) |
11.5 |
SFDR (dB) |
95 |
Operating temperature range (°C) |
-40 to 85 |
Input buffer |
No |
VQFN (RGZ)-48-49 mm² 7 x 7
The ADC322x are a high-linearity, ultra-low power, dual-channel, 12-bit, 25-MSPS to 125-MSPS, analog-to-digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. An input clock divider allows more flexibility for system clock architecture design and the SYSREF input enables complete system synchronization. The ADC322x family supports serial low-voltage differential signaling (LVDS) in order to reduce the number of interface lines, thus allowing for high system integration density. The serial LVDS interface is two-wire, where each ADC data are serialized and output over two LVDS pairs. Optionally, a one-wire serial LVDS interface is available. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock that is used to serialize the 12-bit output data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.
WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK
