0
THS9000
  • THS9000
  • THS9000

THS9000

ACTIVE

50 MHz to 750 MHz Cascadable Amplifier

Texas Instruments THS9000 Product Info

1 April 2026 0

Parameters

Type

RF Gain Block

Frequency (min) (MHz)

50

Frequency (max) (MHz)

750

Gain (typ) (dB)

15.6

Noise figure (typ) (dB)

4

OIP3 (typ) (dBm)

35

P1dB (typ) (dBm)

20.6

Frequency of harmonic distortion measurement (Hz)

350000000

Supply voltage (V)

5

Current consumption (mA)

100

Power consumption (typ) (W)

0.5

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Output enable

No

Package

VSON (DRW)-6-4 mm² 2 x 2

Features

  • High Dynamic Range
    • OIP3 = 36 dBm
    • NF < 4.5 dB
  • Single-Supply Voltage
  • High Speed
    • VS = 3 V to 5 V
    • IS = Adjustable
  • Input/Output Impedance
    • 50 Ω
  • High Dynamic Range
    • OIP3 = 36 dBm
    • NF < 4.5 dB
  • Single-Supply Voltage
  • High Speed
    • VS = 3 V to 5 V
    • IS = Adjustable
  • Input/Output Impedance
    • 50 Ω

Description

The THS9000 is a medium power, cascadeable, gain block optimized for high IF frequencies. The amplifier incorporates internal impedance matching to 50 Ω. The part mounted on the standard EVM achieves greater than 15-dB input and output return loss from 50 MHz to 325 MHz with VS = 5 V, R(BIAS) = 237 Ω, L(COL) = 470 nH. Design requires only two dc-blocking capacitors, one power-supply bypass capacitor, one RF choke, and one bias resistor.

The THS9000 is a medium power, cascadeable, gain block optimized for high IF frequencies. The amplifier incorporates internal impedance matching to 50 Ω. The part mounted on the standard EVM achieves greater than 15-dB input and output return loss from 50 MHz to 325 MHz with VS = 5 V, R(BIAS) = 237 Ω, L(COL) = 470 nH. Design requires only two dc-blocking capacitors, one power-supply bypass capacitor, one RF choke, and one bias resistor.

Subscribe to Welllinkchips !
Your Name
* Email
Submit a request