Product
0
SN75DP129
  • SN75DP129

SN75DP129

ACTIVE

2.5-Gbps DP++ to HDMI 1.3 retimer

Texas Instruments SN75DP129 Product Info

1 April 2026 0

Parameters

Type

Redriver

Protocols

HDMI

Rating

Catalog

Speed (max) (Gbpp)

2.5

Number of channels

1

Supply voltage (V)

3.3

Operating temperature range (°C)

0 to 85

Package

VQFN (RHH)-36-36 mm² 6 x 6

Features

  • DisplayPort Physical Layer Input Port to TMDS Physical Layer Output Port
  • Integrated TMDS Level Translator With Receiver Equalization
  • Supports Data Rates up to 2.5 Gbps
  • Integrated I2C Logic Block for DVI / HDMI Connector Recognition
  • Integrated Active I2C Buffer
  • Enhanced ESD: 12 kV on all Pins
  • Enhanced Commercial Temperature Range: 0°C to 85°C
  • 36 Pin 6 × 6 QFN Package
  • APPLICATIONS
    • Personal Computer Market
      • DP/TMDS Hardware Key (Dongle)
      • Desktop PC
      • Notebook PC
      • Docking Station
      • Standalone Video Card

  • DisplayPort Physical Layer Input Port to TMDS Physical Layer Output Port
  • Integrated TMDS Level Translator With Receiver Equalization
  • Supports Data Rates up to 2.5 Gbps
  • Integrated I2C Logic Block for DVI / HDMI Connector Recognition
  • Integrated Active I2C Buffer
  • Enhanced ESD: 12 kV on all Pins
  • Enhanced Commercial Temperature Range: 0°C to 85°C
  • 36 Pin 6 × 6 QFN Package
  • APPLICATIONS
    • Personal Computer Market
      • DP/TMDS Hardware Key (Dongle)
      • Desktop PC
      • Notebook PC
      • Docking Station
      • Standalone Video Card

Description

The SN75DP129 is a Dual-Mode DisplayPort input to Transition-Minimized Differential Signaling (TMDS) output. The TMDS output has a built-in level translator, compliant with Digital Visual Interface 1.0 (DVI) and High Definition Multimedia Interface 1.3 (HDMI) standards. The SN75DP129 is specified up to a maximum data rate of 2.5 Gbps, supporting resolutions greater then 1920 x 1200 or HDTV 12-bit color depth at 1080p (progressive scan).

An integrated Active I2C buffer isolates the capacitive loading of the source system from that of the sink and interconnecting cable. This isolation improves overall signal integrity of the system and provides greater design margin within the source system for DVI / HDMI compliance testing.

A logic block was designed into the SN75DP129 to assist with TMDS connector identification. Through the use of the I2C_EN pin, this logic block can be enabled to indicate the translated port is an HDMI port; therefore legally supporting HDMI content.

The SN75DP129 is a Dual-Mode DisplayPort input to Transition-Minimized Differential Signaling (TMDS) output. The TMDS output has a built-in level translator, compliant with Digital Visual Interface 1.0 (DVI) and High Definition Multimedia Interface 1.3 (HDMI) standards. The SN75DP129 is specified up to a maximum data rate of 2.5 Gbps, supporting resolutions greater then 1920 x 1200 or HDTV 12-bit color depth at 1080p (progressive scan).

An integrated Active I2C buffer isolates the capacitive loading of the source system from that of the sink and interconnecting cable. This isolation improves overall signal integrity of the system and provides greater design margin within the source system for DVI / HDMI compliance testing.

A logic block was designed into the SN75DP129 to assist with TMDS connector identification. Through the use of the I2C_EN pin, this logic block can be enabled to indicate the translated port is an HDMI port; therefore legally supporting HDMI content.

Subscribe to Welllinkchips !
Your Name
* Email
Popular Posts
Featured Parts More >
CONTACT US
Company address

WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK

Send Enquiry
SEND e-MAIL
Office hour from 9am to 6pm ,
Monday through Friday, UTC/GMT +8