0
ACTIVE
Function |
Transceiver |
Protocols |
BLVDS, CML, LVDS, LVPECL, M-LVDS |
Number of transmitters |
4 |
Number of receivers |
4 |
Supply voltage (V) |
3.3 |
Signaling rate (Mbps) |
250 |
Input signal |
BLVDS, CML, LVCMOS, LVDS, LVPECL, LVTTL, M-LVDS |
Output signal |
LVCMOS, LVTTL, M-LVDS |
Rating |
Catalog |
Operating temperature range (°C) |
-40 to 85 |
WQFN (RTV)-32-25 mm² 5 x 5
All trademarks are the property of their respective owners.
The DS91M040 is a quad M-LVDS transceiver designed for driving / receiving clock or data signals to / from up to four multipoint networks.
M-LVDS (Multipoint LVDS) is a new family of bus interface devices based on LVDS technology specifically designed for multipoint and multidrop cable and backplane applications. It differs from standard LVDS in providing increased drive current to handle double terminations that are required in multi-point applications. Controlled transition times minimize reflections that are common in multipoint configurations due to unterminated stubs. M-LVDS devices also have a very large input common mode voltage range for additional noise margin in heavily loaded and noisy backplane environments.
A single DS91M040 channel is a half-duplex transceiver that accepts LVTTL/LVCMOS signals at the driver inputs and converts them to differential M-LVDS signal levels. The receiver inputs accept low voltage differential signals (LVDS, BLVDS, M-LVDS, LVPECL and CML) and convert them to 3V LVCMOS signals. The DS91M040 supports both M-LVDS type 1 and type 2 receiver inputs.
WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK
