Product
0
DS25CP102
  • DS25CP102
  • DS25CP102
  • DS25CP102
  • DS25CP102

DS25CP102

ACTIVE

3.125-Gbps 2x2 LVDS crosspoint switch w/ TX pre-emphasis & RX equalization

Texas Instruments DS25CP102 Product Info

1 April 2026 4

Parameters

Function

Crosspoint, Equalizer

Protocols

CML, LVDS, LVPECL

Number of transmitters

2

Number of receivers

2

Supply voltage (V)

3.3

Signaling rate (Mbps)

3125

Input signal

CML, LVDS, LVPECL

Output signal

LVDS

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Package

WQFN (RGH)-16-16 mm² 4 x 4

Features

  • DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
  • Pin Configurable, Fully Differential, Non-Blocking Architecture
  • Pin Selectable Transmit Pre-Emphasis and Receive Equalization Eliminate Data Dependant Jitter
  • Wide Input Common Mode Voltage Range Allows DC-Coupled Interface to CML and LVPECL Drivers
  • On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count, Minimizes Board Space
  • 8 kV ESD on LVDS I/O Pins Protects Adjoining Components
  • Small 4 mm x 4 mm WQFN-16 Space Saving Package

All trademarks are the property of their respective owners.

  • DC - 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
  • Pin Configurable, Fully Differential, Non-Blocking Architecture
  • Pin Selectable Transmit Pre-Emphasis and Receive Equalization Eliminate Data Dependant Jitter
  • Wide Input Common Mode Voltage Range Allows DC-Coupled Interface to CML and LVPECL Drivers
  • On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count, Minimizes Board Space
  • 8 kV ESD on LVDS I/O Pins Protects Adjoining Components
  • Small 4 mm x 4 mm WQFN-16 Space Saving Package

All trademarks are the property of their respective owners.

Description

The DS25CP102 is a 3.125 Gbps 2x2 LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.

The DS25CP102 features two levels (Off and On) of transmit pre-emphasis (PE) and two levels (Off and On) of receive equalization (EQ).

Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a 100Ω resistor to lower device insertion and return losses, reduce component count and further minimize board space.

Subscribe to Welllinkchips !
Your Name
* Email
Popular Posts
Featured Parts More >
Submit a request
CONTACT US
Company address

WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK

Send Enquiry
SEND e-MAIL
Office hour from 9am to 6pm ,
Monday through Friday, UTC/GMT +8