CD74HCT73

ACTIVE

Texas Instruments CD74HCT73 Product Info

1 April 2026 1

Number of channels	2
Technology family	HCT
Supply voltage (min) (V)	4.5
Supply voltage (max) (V)	5.5
Input type	TTL
Output type	Push-Pull
Clock frequency (MHz)	24
Supply current (max) (µA)	80
IOL (max) (mA)	6
IOH (max) (mA)	-6
Features	Balanced outputs, Clear, High speed (tpd 10-50ns), Negative edge triggered, Positive input clamp diode
Operating temperature range (°C)	-55 to 125
Rating	Catalog

PDIP (N)-14-181.42 mm² 19.3 x 9.4

Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times
Asynchronous reset
Complementary outputs
Buffered inputs
Typical f_MAX = 60 MHz at V_CC = 5 V, C_L = 15 pF, T_A = 25℃
Fanout (over temperature range)
- Standard outputs: 10 LSTTL loads
- Bus driver outputs: 15 LSTTL loads
Wide operating temperature range: –55℃ to 125℃
Balanced propagation delay and transition times
Significant power reduction compared to LSTTL Logic ICs
HC types
- 2 V to 6V operation
- High noise immunity: N_IL = 30%, N_IH = 30% of V_CC at V_CC = 5 V
HCT types
- 4.5 V to 5.5 V operation
- Direct LSTTL input logic compatibility, V_IL = 0.8 V (max), V_IH = 2 V (min)
- CMOS input compatibility, I_I ≤ 1 µA at V_OL, V_OH

Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times
Asynchronous reset
Complementary outputs
Buffered inputs
Typical f_MAX = 60 MHz at V_CC = 5 V, C_L = 15 pF, T_A = 25℃
Fanout (over temperature range)
- Standard outputs: 10 LSTTL loads
- Bus driver outputs: 15 LSTTL loads
Wide operating temperature range: –55℃ to 125℃
Balanced propagation delay and transition times
Significant power reduction compared to LSTTL Logic ICs
HC types
- 2 V to 6V operation
- High noise immunity: N_IL = 30%, N_IH = 30% of V_CC at V_CC = 5 V
HCT types
- 4.5 V to 5.5 V operation
- Direct LSTTL input logic compatibility, V_IL = 0.8 V (max), V_IH = 2 V (min)
- CMOS input compatibility, I_I ≤ 1 µA at V_OL, V_OH

CD74HCT73:High speed CMOS logic dual negative-edge-triggered J-K flip-flops with reset.Package:PDIP (N)-14-181.42 mm² 19.3 x 9.4

Subscribe to Welllinkchips !

Your Name

* Email