Product
0
TPLD1202-Q1
  • TPLD1202-Q1

TPLD1202-Q1

PREVIEW

Automotive programmable-logic IC with 10 general-purpose inputs or outputs (GPIOs) and I²C, SPI

Texas Instruments TPLD1202-Q1 Product Info

1 April 2026 0

Parameters

Features

PWM control, Pattern Generation, Temperature sensing

Number of GPIOs

10

Supply voltage (min) (V)

1.71

Supply voltage (max) (V)

5.5

LUTs

18

Analog comparators

4

Interface type

General purpose, I2C, SPI

Digital flip-flops

17

State machine

8-state

PWM (Ch)

4

Shift registers

4

Counters

8-bit / 10

Number of oscillators

2

Rating

Automotive

Operating temperature range (°C)

-40 to 125

Package

SOT-23-THN (DYY)-14-13.692 mm² 4.2 x 3.26

Features

  • Operating characteristics
    • Extended temperature range: -40°C to 125°C
    • Wide supply voltage range: 1.71V to 5.5V
    • Qualified for automotive applications
  • Configurable macro-cells
    • 2-, 3-, and 4-bit lookup tables
    • D-type flip-flops and latches with and without reset/set option
    • 8-bit shift register
    • 16-bit pattern generator
    • Counters and delay generators
    • PWM generators
    • Programmable deglitch filter or edge detector
    • Multi-channel sampling analog comparator
    • Voltage reference and Analog temperature sensor
    • Oscillators
  • Flexible digital I/O features
    • All digital signals can be routed to any GPIO
    • Digital input modes: digital in with and without Schmitt-trigger, low-voltage digital in
    • Digital output modes: push-pull, open-drain NMOS, tri-state
  • Development tools
    • InterConnect Studio
    • TPLD1202-Q1 evaluation module
    • TPLD programming board
  • Operating characteristics
    • Extended temperature range: -40°C to 125°C
    • Wide supply voltage range: 1.71V to 5.5V
    • Qualified for automotive applications
  • Configurable macro-cells
    • 2-, 3-, and 4-bit lookup tables
    • D-type flip-flops and latches with and without reset/set option
    • 8-bit shift register
    • 16-bit pattern generator
    • Counters and delay generators
    • PWM generators
    • Programmable deglitch filter or edge detector
    • Multi-channel sampling analog comparator
    • Voltage reference and Analog temperature sensor
    • Oscillators
  • Flexible digital I/O features
    • All digital signals can be routed to any GPIO
    • Digital input modes: digital in with and without Schmitt-trigger, low-voltage digital in
    • Digital output modes: push-pull, open-drain NMOS, tri-state
  • Development tools
    • InterConnect Studio
    • TPLD1202-Q1 evaluation module
    • TPLD programming board

Description

The TPLD1202-Q1 is part of the TI programmable logic device (TPLD) family of devices that feature versatile programmable logic ICs with combinational logic, sequential logic, and analog blocks. TPLD provides a fully integrated, low power solution to implement common system functions, such as timing delays, voltage monitors, system resets, power sequencers, I/O expanders, and more. This device features configurable I/O structures that extends compatibility within mixed-signal environments, reducing the number of discrete components required.

System designers can create circuits and configure the macro-cells, I/O pins, and interconnections by temporarily emulating the non-volatile memory or by permanently programming the one-time programmable (OTP) through InterConnect Studio. The TPLD1202-Q1 is supported by a hardware and software ecosystem with application notes, reference designs, and design examples. Visit ti.com for more information and access to design tools.

The TPLD1202-Q1 is part of the TI programmable logic device (TPLD) family of devices that feature versatile programmable logic ICs with combinational logic, sequential logic, and analog blocks. TPLD provides a fully integrated, low power solution to implement common system functions, such as timing delays, voltage monitors, system resets, power sequencers, I/O expanders, and more. This device features configurable I/O structures that extends compatibility within mixed-signal environments, reducing the number of discrete components required.

System designers can create circuits and configure the macro-cells, I/O pins, and interconnections by temporarily emulating the non-volatile memory or by permanently programming the one-time programmable (OTP) through InterConnect Studio. The TPLD1202-Q1 is supported by a hardware and software ecosystem with application notes, reference designs, and design examples. Visit ti.com for more information and access to design tools.

Subscribe to Welllinkchips !
Your Name
* Email
Popular Posts
Featured Parts More >
Submit a request
CONTACT US
Company address

WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK

Send Enquiry
SEND e-MAIL
Office hour from 9am to 6pm ,
Monday through Friday, UTC/GMT +8