- VID #V62/24630
- Total ionizing dose 30krad (ELDRS-free)
- Single event latch-up (SEL) immune up to 43MeV - cm2 /mg
- Single event functional interrupt (SEFI) immune up to 43MeV - cm2 /mg
- Clock buffer for 300MHz to 15GHz frequency
- Ultra-Low Noise
- Noise floor of –159dBc/Hz at 6GHz output
- 36-fs additive jitter (100Hz to fCLK) at 6GHz output
- 5fs additive jitter (100Hz - 100MHz)
- 4 high-frequency clocks with corresponding SYSREF outputs
- Shared divide by 1 (Buffer), 2, 3, 4, 5, and 7
- Shared programmable multiplier x2, x3, and x4
- Support pin mode options to configure the device without SPI
- LOGICLK output with corresponding SYSREF output
- On separate divide bank
- 1, 2, 4 pre-divider
- 1 (bypass), 2, …, 1023 post divider
- 8 programmable output power levels
- Synchronized SYSREF clock outputs
- 508 delay step adjustments of less than 2.5ps each at 12.8GHz
- Generator and repeater modes
- Windowing feature for SYSREFREQ pins to optimize timing
- SYNC feature to all divides and multiple devices
- 2.5V operating voltage
- –55ºC to 125ºC operating temperature
- High Reliability
- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Extended Product Life Cycle
- Product Traceability
- VID #V62/24630
- Total ionizing dose 30krad (ELDRS-free)
- Single event latch-up (SEL) immune up to 43MeV - cm2 /mg
- Single event functional interrupt (SEFI) immune up to 43MeV - cm2 /mg
- Clock buffer for 300MHz to 15GHz frequency
- Ultra-Low Noise
- Noise floor of –159dBc/Hz at 6GHz output
- 36-fs additive jitter (100Hz to fCLK) at 6GHz output
- 5fs additive jitter (100Hz - 100MHz)
- 4 high-frequency clocks with corresponding SYSREF outputs
- Shared divide by 1 (Buffer), 2, 3, 4, 5, and 7
- Shared programmable multiplier x2, x3, and x4
- Support pin mode options to configure the device without SPI
- LOGICLK output with corresponding SYSREF output
- On separate divide bank
- 1, 2, 4 pre-divider
- 1 (bypass), 2, …, 1023 post divider
- 8 programmable output power levels
- Synchronized SYSREF clock outputs
- 508 delay step adjustments of less than 2.5ps each at 12.8GHz
- Generator and repeater modes
- Windowing feature for SYSREFREQ pins to optimize timing
- SYNC feature to all divides and multiple devices
- 2.5V operating voltage
- –55ºC to 125ºC operating temperature
- High Reliability
- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Extended Product Life Cycle
- Product Traceability