0
ACTIVE
Sample rate (max) (Msps) |
1600 |
Resolution (Bits) |
12 |
Number of input channels |
4 |
Interface type |
JESD204B, JESD204C |
Analog input BW (MHz) |
6000 |
Features |
Ultra High Speed |
Rating |
Space |
Peak-to-peak input voltage range (V) |
0.8 |
Power consumption (typ) (mW) |
1910 |
Architecture |
Folding Interpolating |
SNR (dB) |
57.4 |
ENOB (Bits) |
9 |
SFDR (dB) |
64 |
Operating temperature range (°C) |
-55 to 125 |
Input buffer |
Yes |
Radiation, TID (typ) (krad) |
30 |
Radiation, SEL (MeV·cm2/mg) |
43 |
FCCSP (ALR)-144-100 mm² 10 x 10
ADC12QJ1600-SEP is a quad channel, 12-bit, 1.6GSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 12-bit resolution makes the device suited for a variety of mulch-chanel communications systems.
Full-power input bandwidth (-3 dB) of 6 GHz enables direct RF sampling of L-band and S-band.
A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.
JESD204C serialized interface decreases system size by reducing the amount of printed circuit board (PCB) routing. Interface modes support from 2 to 8 lanes (dual and quad channel devices) or 1 to 4 lanes (for the single channel device), with SerDes baud-rates up to 17.16Gbps, to allow the optimal configuration for each application.