0
S70KL1282GABHM020
  • S70KL1282GABHM020

S70KL1282GABHM020

Active and preferred

S70KL1282GABHM020 is a 128-Mbit HyperRAM self-refresh DRAM with a HyperBus interface, 8-bit DDR DQ[7:0], RWDS read strobe/write mask, CS#, and RESET#. It operates from 2.7 V to 3.6 V VCC/VCCQ, supports clocks up to 200 MHz and throughput up to 400 MBps (3,200 Mbps), with 35 ns max access time. Supports hybrid sleep and deep power-down modes. AEC-Q100 Grade 1 (–40°C to 125°C) in a 24-ball 5x5 FBGA.

Infineon Technologies S70KL1282GABHM020 Product Info

16 April 2026 0

Parameters

Density

128 MBit

Family

KL-2

Initial Access Time

35 ns

Interface Bandwidth

400 MByte/s

Interface Frequency (SDR/DDR) (MHz)

- / 200

Interfaces

HYPERBUS

Lead Ball Finish

Sn/Ag/Cu

Operating Temperature range

-40 °C to 125 °C

Operating Voltage max

3.6 V

Operating Voltage

2.7 V

Peak Reflow Temp

260 °C

Planned to be available until at least

See roadmap

Qualification

Automotive

Technology

HYPERRAM

Features

  • HyperBus interface
  • 8-bit DQ[7:0] data bus
  • DDR transfers both clock edges
  • 200 MHz maximum clock rate
  • Up to 400 MBps throughput
  • Optional differential CK/CK#
  • RWDS strobe and write data mask
  • Optional DCARS phase-shifted RWDS
  • Configurable burst: linear/wrapped
  • Wrapped bursts: 16/32/64/128 B
  • Hybrid Sleep mode
  • Deep power down mode

Description

  • HyperBus cuts pin count vs parallel
  • 8-bit bus simplifies PCB routing
  • DDR boosts bandwidth per clock
  • 200 MHz supports fast memory access
  • 400 MBps feeds high-data apps
  • Diff clock improves signal integrity
  • RWDS eases timing and byte writes
  • DCARS widens read data eye margin
  • Burst options fit access patterns
  • Wrapped bursts reduce boundary hits
  • Sleep mode reduces idle power
  • Deep power down lowers system power

Subscribe to Welllinkchips !
Your Name
* Email
Submit a request