0
S27KL0642GABHB020
  • S27KL0642GABHB020

S27KL0642GABHB020

Active and preferred

S27KL0642GABHB020 is a 64 Mb HYPERRAM™ self-refresh DRAM (PSRAM) for HYPERBUS™ memory expansion using an 8-bit DDR data bus with CS#, CK, RWDS and RESET# signals. It supports a 200 MHz clock and up to 400 MBps (3,200 Mbps) throughput, with 35 ns maximum access time. Configurable linear or wrapped bursts (16/32/64/128 bytes) and deep power-down are supported. It runs from 2.7 V to 3.60 V and comes in a 24-ball FBGA.

Infineon Technologies S27KL0642GABHB020 Product Info

16 April 2026 0

Parameters

Density

64 MBit

Family

KL-2

Initial Access Time

35 ns

Interface Bandwidth

400 MByte/s

Interface Frequency (SDR/DDR) (MHz)

- / 200

Interfaces

HYPERBUS

Lead Ball Finish

N/A

Operating Temperature range

-40 °C to 105 °C

Operating Voltage range

2.7 V to 3.6 V

Operating Voltage

3 V

Peak Reflow Temp

260 °C

Planned to be available until at least

See roadmap

Qualification

Automotive

Technology

HYPERRAM

Apps

Automotive instrument cluster, Automotive telematics control unit (TCU)

Features

  • HYPERBUS™ interface
  • 1.8 V or 3.0 V I/O support
  • Single-ended or diff clock option
  • 8-bit DDR data bus (DQ[7:0])
  • RWDS strobe and write data mask
  • Optional DCARS read strobe
  • 200 MHz maximum clock rate
  • Up to 400 MBps data throughput
  • Max access time (tACC) 35 ns
  • Hybrid sleep retains data
  • Deep power-down stops refresh
  • ESD: 2 kV HBM, 500 V CDM

Description

  • Fast MCU memory expansion over x8
  • Works with 1.8 V or 3.0 V rails
  • Clock options ease PCB constraints
  • DDR x8 reduces routing complexity
  • RWDS improves DDR timing margins
  • DCARS widens read data eye margin
  • 200 MHz supports high bandwidth I/O
  • 400 MBps enables fast frame buffers
  • 35 ns tACC reduces access latency
  • Hybrid sleep saves power, keeps data
  • DPD minimizes power when data not needed
  • High ESD improves handling robustness

Subscribe to Welllinkchips !
Your Name
* Email
Submit a request