0
S26HL02GTFGBHB043
  • S26HL02GTFGBHB043

S26HL02GTFGBHB043

Active and preferred

The S26HL02GTFGBHB043 is a 2 Gb SEMPER™ NOR Flash with HYPERBUS™ interface, based on Infineon's 45-nm MIRRORBIT™ technology. It supports HYPERBUS™ DDR up to 332 MBps and legacy SPI. Designed for functional safety, it is ISO 26262 ASIL-B compliant and ASIL-D ready, with ECC and CRC. The device operates at 2.7 V to 3.6 V, offers at least 2,560,000 program-erase cycles, and retains data for a minimum of 25 years. It is AEC-Q100 qualified for automotive and industrial use.

Infineon Technologies S26HL02GTFGBHB043 Product Info

16 April 2026 0

Parameters

Classification

ISO 26262-compliant

Density

2 GBit

Family

HL-T

Interface Bandwidth

266 MByte/s

Interface Frequency (SDR/DDR) (MHz)

- / 133

Interfaces

HYPERBUS

Lead Ball Finish

Sn/Ag/Cu

Operating Temperature range

-40 °C to 105 °C

Operating Voltage range

1.7 V to 2 V

Operating Voltage

1.8 V

Peak Reflow Temp

260 °C

Planned to be available until at least

2037

Publish in NPSG

N

Publish in PSG

N

Qualification

Automotive

Features

  • MIRRORBIT technology stores 2 bits/cell
  • HYPERBUS interface supports DDR up to 332
  • JEDEC JESD251 xSPI compliant
  • Legacy SPI interface (SDR up to 21 MBps)
  • Flexible sector architecture: uniform
  • Page programming buffer: 256 or 512 bytes
  • OTP secure silicon region: 1024 bytes
  • Functional safety: ISO26262 ASIL B compliant
  • Interface and data integrity CRC
  • Built-in ECC: SECDED on memory array data
  • Advanced sector protection
  • Hardware reset via CS# or RESET# pin

Description

  • 2 bits/cell increases memory density
  • 332 MBps DDR enables fast data access
  • xSPI compliance ensures broad compatibility
  • Dual interface eases system integration
  • Flexible sectors suit varied application
  • Large buffer boosts programming speed
  • OTP region secures sensitive data
  • Functional safety supports automotive use
  • CRC/ECC enhance data reliability
  • Sector protection prevents accidental
  • Hardware reset improves system robustness

Subscribe to Welllinkchips !
Your Name
* Email
Submit a request