0
ACTIVE
Product type |
DDR |
Vin (min) (V) |
1.1 |
Vin (max) (V) |
3.5 |
Vout (max) (V) |
1.8 |
Features |
S3/S5 Support |
Rating |
Automotive |
Operating temperature range (°C) |
-40 to 125 |
Iq (typ) (mA) |
0.5 |
DDR memory type |
DDR, DDR2, DDR3, DDR3L, DDR4, LPDDR2, LPDDR3 |
VSON (DRC)-10-9 mm² 3 x 3
The TPS51200-Q1 device is a sink and source double-data-rate (DDR) termination regulator specifically designed for low input voltage, low-cost, low-noise systems where space is a key consideration.
The TPS51200-Q1 device maintains a fast transient response and only requires a minimum output capacitance of 20 µF. The TPS51200-Q1 device supports a remote sensing function and all power requirements for DDR, DDR2, DDR3, DDR3L, Low Power DDR3 and DDR4 VTT bus termination.
In addition, the TPS51200-Q1 device provides an open-drain PGOOD signal to monitor the output regulation and an EN signal that can be used to discharge VTT during S3 (suspend to RAM) for DDR applications.
The TPS51200-Q1 device is available in the thermally-efficient VSON-10 package, and is rated both green and Pb-free. The device is specified from –40°C to 125°C.
WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK
