Product
0
TPD4S014
  • TPD4S014
  • TPD4S014

TPD4S014

ACTIVE

Complete USB Port protection device

Texas Instruments TPD4S014 Product Info

1 April 2026 3

Parameters

Interface type

USB 2.0

Features

Overvoltage protection

Number of switches

4

Rating

Catalog

IEC 61000-4-2 contact (±V)

15000

IEC 61000-4-2 air-gap (±V)

15000

Bi-/uni-directional

Unidirectional

Clamping voltage (V)

15

IO capacitance (typ) (pF)

1.5

Operating temperature range (°C)

-40 to 85

Dynamic resistance (typ)

1

Package

WSON (DSQ)-10-4 mm² 2 x 2

Features

  • Input Voltage Protection at VBUS up to 28 V
  • Low Ron nFET Switch
  • Supports > 2 A Charging Current
  • ESD Performance D+/D-/ID/VBUS Pins:
    • ±15-kV Contact Discharge (IEC 61000-4-2)
    • ±15-kV Air Gap Discharge (IEC 61000-4-2)
  • Overvoltage and Undervoltage Lockout Features
  • Low Capacitance TVS ESD Clamp for USB2.0 High Speed Data Rate
  • Internal 17 ms Startup Delay
  • Integrated Input Enable and Status Output Signal
  • Thermal Shutdown Feature
  • Space Saving SON Package (2 mm × 2 mm)
  • Input Voltage Protection at VBUS up to 28 V
  • Low Ron nFET Switch
  • Supports > 2 A Charging Current
  • ESD Performance D+/D-/ID/VBUS Pins:
    • ±15-kV Contact Discharge (IEC 61000-4-2)
    • ±15-kV Air Gap Discharge (IEC 61000-4-2)
  • Overvoltage and Undervoltage Lockout Features
  • Low Capacitance TVS ESD Clamp for USB2.0 High Speed Data Rate
  • Internal 17 ms Startup Delay
  • Integrated Input Enable and Status Output Signal
  • Thermal Shutdown Feature
  • Space Saving SON Package (2 mm × 2 mm)

Description

The TPD4S014 is a single-chip solution for USB charger port protection. This device offers low capacitance transient voltage suppressor (TVS) electrostatic discharge (ESD) clamps for the D+, D-, and standard capacitance for the ID pin. On the VBUS pin, this device provides overvoltage protection (OVP) up to 28 V DC. The overvoltage lockout feature ensures that if there is a fault condition at the VBUS line, the TPD4S014 is able to isolate the VBUS line to protect the internal circuitry from damage. There is a 17-ms turn-on delay after VBUS rises above the undervoltage lockout (UVLO) threshold in order to let the voltage stabilize before turning the nFET on. This function acts as a de-glitch and prevents unnecessary switching if there is any ringing on the line during connection.

Subscribe to Welllinkchips !
Your Name
* Email
Popular Posts
Featured Parts More >
Submit a request
CONTACT US
Company address

WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK

Send Enquiry
SEND e-MAIL
Office hour from 9am to 6pm ,
Monday through Friday, UTC/GMT +8