0
Technology family |
LVC |
Supply voltage (min) (V) |
1.65 |
Supply voltage (max) (V) |
3.6 |
Number of channels |
4 |
IOL (max) (mA) |
24 |
Supply current (max) (µA) |
40 |
IOH (max) (mA) |
-24 |
Input type |
Standard CMOS |
Output type |
3-State |
Features |
Balanced outputs, Over-voltage tolerant inputs, Very high speed (tpd 5-10ns) |
Rating |
Catalog |
Operating temperature range (°C) |
-40 to 125 |
SOIC (D)-14-51.9 mm² 8.65 x 6
The SN74LVC126A device is a quadruple bus buffer gate designed for 1.65V to 3.6V VCC operation.
The SN74LVC126A device features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.
To ensure the high-impedance state during power up or power down, OE must be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V and 5V system environment.