0
ACTIVE
Bits (#) |
4 |
Data rate (max) (Mbps) |
150 |
Topology |
Push-Pull |
Direction control (typ) |
Fixed-direction |
Vin (min) (V) |
1.6 |
Vin (max) (V) |
5.5 |
Vout (min) (V) |
1.65 |
Vout (max) (V) |
5.5 |
Applications |
GPIO |
Features |
Over-voltage tolerant inputs, Single supply |
Prop delay (ns) |
10.2 |
Technology family |
LVxT |
Supply current (max) (mA) |
0.02 |
Rating |
HiRel Enhanced Product |
Operating temperature range (°C) |
-55 to 125 |
TSSOP (PW)-14-32 mm² 5 x 6.4
Single-supply voltage translator (refer to LVxT Enhanced Input Voltage):
Up translation:
1.2V to 1.8V
1.5V to 2.5V
1.8V to 3.3V
3.3V to 5.0V
Down translation:
The SN74LV4T125-EP contains four independent buffers with 3-state outputs and extended voltage operation to allow for level translation. Each buffer performs the Boolean function Y = A in positive logic. The outputs can be put into a high impedance (Hi-Z) state by applying a HIGH on the OE pin. The output level is referenced to the supply voltage (VCC) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.
The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example, 1.2V input to 1.8V output or 1.8V input to 3.3V output). In addition, the 5V tolerant input pins enable down translation (for example, 3.3V to 2.5V output).
WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK
