0
SN74HC240
  • SN74HC240
  • SN74HC240
  • SN74HC240
  • SN74HC240
  • SN74HC240
  • SN74HC240
  • SN74HC240

SN74HC240

ACTIVE

8-ch, 2V to 6V inverters with 3-state outputs

Texas Instruments SN74HC240 Product Info

1 April 2026 1

Parameters

Technology family

HC

Supply voltage (min) (V)

2

Supply voltage (max) (V)

6

Number of channels

8

IOL (max) (mA)

6

IOH (max) (mA)

-6

Supply current (max) (µA)

80

Input type

Standard CMOS

Output type

3-State

Features

Balanced outputs, Input clamp diode, Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

Package

PDIP (N)-20-228.702 mm² 24.33 x 9.4

Features

  • Wide operating voltage range of 2V to 6V
  • High-current outputs drive up to 15 LSTTL loads
  • Low power consumption, 80µA max ICC
  • Typical tpd = 9ns
  • ±6mA output drive at 5V
  • Low input current of 1µA max
  • 3-state outputs drive bus lines or buffer memory address registers
  • Wide operating voltage range of 2V to 6V
  • High-current outputs drive up to 15 LSTTL loads
  • Low power consumption, 80µA max ICC
  • Typical tpd = 9ns
  • ±6mA output drive at 5V
  • Low input current of 1µA max
  • 3-state outputs drive bus lines or buffer memory address registers

Description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The ’HC240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The ’HC240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes inverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

Subscribe to Welllinkchips !
Your Name
* Email
Submit a request