0
SN74AHCT139-Q1
  • SN74AHCT139-Q1
  • SN74AHCT139-Q1
  • SN74AHCT139-Q1

SN74AHCT139-Q1

ACTIVE

Automotive dual 2-line to 4-line decoders or demultiplexers with TTL inputs

Texas Instruments SN74AHCT139-Q1 Product Info

1 April 2026 0

Parameters

Technology family

AHCT

Number of channels

2

Operating temperature range (°C)

-40 to 125

Rating

Automotive

Supply current (max) (µA)

20

Package

TSSOP (PW)-16-32 mm² 5 x 6.4

Features

  • AEC-Q100 qualified for automotive applications:
    • Device temperature grade 1: -40°C to +125°C
    • Device HBM ESD classification level 2
    • Device CDM ESD classification level C4B
  • Available in wettable flank QFN package
  • Operating range 4.5V to 5.5V VCC
  • TTL-Compatible inputs
  • Low delay, 9.6ns max (VCC = 5V, CL = 50pF
  • Latch-up performance exceeds 250mAper JESD 17
  • AEC-Q100 qualified for automotive applications:
    • Device temperature grade 1: -40°C to +125°C
    • Device HBM ESD classification level 2
    • Device CDM ESD classification level C4B
  • Available in wettable flank QFN package
  • Operating range 4.5V to 5.5V VCC
  • TTL-Compatible inputs
  • Low delay, 9.6ns max (VCC = 5V, CL = 50pF
  • Latch-up performance exceeds 250mAper JESD 17

Description

The SN74AHCT139-Q1 contains two 2-line to 4-line decoders/demultiplexers. These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The SN74AHCT139-Q1 contains two 2-line to 4-line decoders/demultiplexers. These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

Subscribe to Welllinkchips !
Your Name
* Email
Submit a request