0
ACTIVE
Protocols |
PCIe, USB 3.1, USB 3.2 Gen 1x2, USB 3.2 Gen 2x1, USB-C |
Configuration |
2:1 SPDT |
Number of channels |
2 |
USB speed (Mbps) |
10000 |
Bandwidth (MHz) |
10000 |
Supply voltage (max) (V) |
3.6 |
Supply voltage (min) (V) |
3 |
Ron (typ) (mΩ) |
5000 |
Input/output voltage (min) (V) |
0 |
Input/output voltage (max) (V) |
2 |
Supply current (typ) (µA) |
500 |
ESD HBM (typ) (kV) |
2 |
Operating temperature range (°C) |
-40 to 85 |
COFF (typ) (pF) |
0.8 |
CON (typ) (pF) |
0.6 |
Off isolation (typ) (dB) |
-20 |
OFF-state leakage current (max) (µA) |
1 |
Ron (max) (mΩ) |
8000 |
Ron channel match (max) (Ω) |
0.7 |
Turnoff time (disable) (max) (ns) |
500 |
Turnon time (enable) (max) (ns) |
500 |
Rating |
Catalog |
UQFN (RSV)-16-4.68 mm² 2.6 x 1.8
The HD3SS3202 is a high-speed bidirectional passive switch in mux or demux configurations suited for USB Type-C™ applications that support USB 3.1 Gen 1 and Gen 2 data rates. Based on control pin SEL, the device supplies switching on differential channels between Port B or Port C to Port A.
The HD3SS3202 is a generic analog differential passive switch. It works with any high-speed interface application that requires a common mode voltage range of 0 to 2 V, and requires a differential signaling with differential amplitude at a maximum of 1800 mVpp. The device has adaptive tracking that makes sure the channel stays unchanged for the full common mode voltage range.
The device allows high-speed switching with minimum attenuation to the signal eye diagram with little added jitter. It uses < 1.65 mW (typical) of power when in operation. It has a shutdown mode that is used by the OEn pin resulting < .02 µW (typical).
WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK
