0
ACTIVE
Sample rate (max) (Msps) |
1000 |
Resolution (Bits) |
16 |
Number of input channels |
2 |
Interface type |
JESD204B |
Analog input BW (MHz) |
1200 |
Features |
Ultra High Speed |
Rating |
Catalog |
Peak-to-peak input voltage range (V) |
1.9 |
Power consumption (typ) (mW) |
2700 |
Architecture |
Pipeline |
SNR (dB) |
70.9 |
ENOB (Bits) |
11.5 |
SFDR (dB) |
90 |
Operating temperature range (°C) |
-40 to 85 |
Input buffer |
Yes |
VQFNP (RMP)-72-100 mm² 10 x 10
The ADS54J60 is a low-power, wide-bandwidth, 16-bit, 1.0-GSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of –159 dBFS/Hz for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 10 Gbps, supporting two or four lanes per ADC. The buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-and-hold glitch energy. Each ADC channel optionally can be connected to a wideband digital down-converter (DDC) block. The ADS54J60 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption.
The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 16-bit data from each channel.
WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK
