0
S27KL0642GABHB023
  • S27KL0642GABHB023

S27KL0642GABHB023

Active and preferred

S27KL0642GABHB023 is a 64 Mb HYPERRAM™ self-refresh DRAM (PSRAM) for HYPERBUS™ DDR memory expansion in MCUs/SoCs with low pin count. It uses an 8-bit DQ bus with RWDS data strobe and CS#/RESET# control, supports 16/32/64/128-byte wrapped bursts or linear burst, and runs up to 200 MHz (400 MBps) with 35 ns maximum access time. Supply is 2.7 V to 3.60 V, with Hybrid Sleep and Deep Power-down down to 15 µA.

Infineon Technologies S27KL0642GABHB023 Product Info

16 April 2026 0

Parameters

Density

64 MBit

Family

KL-2

Initial Access Time

35 ns

Interface Bandwidth

400 MByte/s

Interface Frequency (SDR/DDR) (MHz)

- / 200

Interfaces

HYPERBUS

Lead Ball Finish

N/A

Operating Temperature range

-40 °C to 105 °C

Operating Voltage range

2.7 V to 3.6 V

Operating Voltage

3 V

Peak Reflow Temp

260 °C

Planned to be available until at least

See roadmap

Qualification

Automotive

Technology

HYPERRAM

Apps

Automotive instrument cluster, Automotive telematics control unit (TCU)

Features

  • HYPERBUS™ interface
  • 1.8 V or 3.0 V I/O support
  • Single-ended or diff clock option
  • 8-bit DDR data bus (DQ[7:0])
  • RWDS strobe and write data mask
  • Optional DCARS read strobe
  • 200 MHz maximum clock rate
  • Up to 400 MBps data throughput
  • Max access time (tACC) 35 ns
  • Hybrid sleep retains data
  • Deep power-down stops refresh
  • ESD: 2 kV HBM, 500 V CDM

Description

  • Fast MCU memory expansion over x8
  • Works with 1.8 V or 3.0 V rails
  • Clock options ease PCB constraints
  • DDR x8 reduces routing complexity
  • RWDS improves DDR timing margins
  • DCARS widens read data eye margin
  • 200 MHz supports high bandwidth I/O
  • 400 MBps enables fast frame buffers
  • 35 ns tACC reduces access latency
  • Hybrid sleep saves power, keeps data
  • DPD minimizes power when data not needed
  • High ESD improves handling robustness

Subscribe to Welllinkchips !
Your Name
* Email
Submit a request