0
AD9361S
  • AD9361S
  • AD9361S
  • AD9361S

AD9361S

RECOMMENDED FOR NEW DESIGNS

RF Agile Transceiver

Analog Devices AD9361S Product Info

10 February 2026 6

Features

  • RF 2 × 2 transceiver with integrated 12-bit DACs and ADCs
  • Transmit band: 46.875 MHz to 6.0 GHz
  • Receive band: 70 MHz to 6.0 GHz
  • Dual receivers: 6 differential inputs
  • Superior receiver sensitivity with a NF of 2 dB at 800 MHz LO
  • Receive gain control
    • Real-time monitor and control signals for manual gain
    • Independent AGC
  • Dual transmitters: 4 differential outputs
  • Highly linear broadband transmitter
    • Transmit EVM: −40 dB (typical) at 800 MHz
    • Transmit noise: −157 dBm/Hz (typical)
    • Transmit monitor: 66 dB dynamic range (typical) with 1 dB accuracy
  • Integrated fractional-N synthesizers
    • 2.4 Hz typical LO frequency step size
  • Multichip synchronization
  • CMOS/LVDS digital interface
    Commercial Space Features
    • Supports aerospace applications
    • Certificate of Conformance
    • Wafer diffusion lot traceability
    • Qualification based on flows per NASA PEM-INST-001 and SAE AS6294
    • Burn-in, life test, and deltas analysis
    • Radiation lot acceptance test (RLAT)
      • Total ionizing dose (TID)
    • Radiation benchmark
      • Single event latchup (SEL)
    • Outgassing characterization

Part details & applications

The AD9361S-CSH is a high performance, highly integrated, RF agile transceiver designed for use in 3G and 4G applications. Its programmability and wideband capability make it ideal for a broad range of transceiver applications. The device combines an RF front end with a flexible mixed-signal baseband section and integrated frequency synthesizers, simplifying design-in by providing a configurable digital interface to a processor. The AD9361S-CSH receiver LO operates from 70 MHz to 6.0 GHz and the transmitter LO operates from 46.875 MHz to 6.0 GHz range, covering most licensed and unlicensed bands. Channel bandwidths from less than 200 kHz to 56 MHz are supported.

The two independent direct conversion receivers have state-of-the-art noise figure and linearity. Each receive subsystem includes independent automatic gain control (AGC), dc offset correction, quadrature correction, and digital filtering, thereby eliminating the need for these functions in the digital baseband. The AD9361S-CSH also has flexible manual gain modes that can be externally controlled.

Two high dynamic range analog-to-digital converters (ADCs) per channel digitize the received inphase (I) and quadrature (Q) signals and pass them through configurable decimation filters and 128-tap finite impulse response (FIR) filters to produce a 12-bit output signal at the appropriate sample rate.

The transmitters use a direct conversion architecture that achieves high modulation accuracy with ultralow noise. This transmitter design produces a best-in-class transmit error vector magnitude (EVM) of ≤−40 dB, allowing significant system margin for the external power amplifier (PA) selection. The on-board transmit power monitor can be used as a power detector, enabling highly accurate transmit power measurements.

The fully integrated phase-locked loops (PLLs) provide low power fractional-N frequency synthesis for all receive and transmit ch

Subscribe to Welllinkchips !
Your Name
* Email
Submit a request