0
AD5685R
  • AD5685R
  • AD5685R
  • AD5685R

AD5685R

PRODUCTION

Quad, 14-Bit nanoDAC+ with 2 ppm/°C On-Chip Reference and SPI Interface

Analog Devices AD5685R Product Info

10 February 2026 5

Features

  • High relative accuracy (INL): ±2 LSB maximum at 16 bits
  • Low drift 2.5 V reference: 2 ppm/°C typical
  • Tiny package: 3 mm × 3 mm, 16-lead LFCSP
  • Total unadjusted error (TUE): ±0.1% of FSR maximum
  • Gain error: ±0.1% of FSR maximum
  • High drive capability: 20 mA, 0.5 V from supply rails
  • Offset error: ±1.5 mV maximum
  • User selectable gain of 1 or 2 (GAIN pin)
  • Reset to zero scale or midscale (RSTSEL pin)
  • 1.8 V logic compatibility
  • 50 MHz SPI with readback or daisy chain
  • Low glitch: 0.5 nV-sec
  • Low power: 3.3 mW at 3 V
  • 2.7 V to 5.5 V power supply
  • −40°C to +105°C temperature range

The AD5685R nanoDAC+™ is a quad, 14-bit, rail-to-rail, voltage output DAC. The device includes a 2.5V, 2ppm/˚C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5V (gain=1) or 5V (gain=2).

The device operates from a single 2.7 V to 5.5 V supply, is guaranteed monotonic by design and exhibits less than 0.1% FSR gain error and 1.5mV offset error performance. The device is available in a 3mm X 3mm LFCSP and a TSSOP package.

The AD5685R also incorporates a power-on-reset circuit and a RSTSEL pin that ensures the DAC outputs power up to zero-scale or midscale, and remain there until a valid write takes place. Each device contains a per-channel power-down feature that reduces the current consumption of the device to 4 uA at 3 V while in power-down

Part details & applications

The AD5685R nanoDAC+™ is a quad, 14-bit, rail-to-rail, voltage output DAC. The device includes a 2.5V, 2ppm/˚C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5V (gain=1) or 5V (gain=2).

The device operates from a single 2.7 V to 5.5 V supply, is guaranteed monotonic by design and exhibits less than 0.1% FSR gain error and 1.5mV offset error performance. The device is available in a 3mm X 3mm LFCSP and a TSSOP package.

The AD5685R also incorporates a power-on-reset circuit and a RSTSEL pin that ensures the DAC outputs power up to zero-scale or midscale, and remain there until a valid write takes place. Each device contains a per-channel power-down feature that reduces the current consumption of the device to 4 uA at 3 V while in power-down mode.

The AD5685R employs a versatile SPI interface that operates at clock rates up to 50 MHz and includes a VLOGIC pin intended for 1.8V/3V/5V logic.

PRODUCT HIGHLIGHTS

  1. High Relative Accuracy: AD5685R (14-bit): ±1LSB INL max
  2. Low drift on-chip reference: 2.5V, 2ppm/°C temperature drift
  3. Two package options: 3mm × 3mm 16-lead LFCSP or 16-lead TSSOP

APPLICATIONS

  • Optical transceivers
  • Base-station power amplifiers
  • Process control (PLC I/O cards)
  • Industrial automation
  • Data acquisition systems