0
ACTIVE
Architecture |
Fixed Gain/Buffer |
Number of channels |
1 |
Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) |
8 |
Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) |
12 |
GBW (typ) (MHz) |
650 |
BW at Acl (MHz) |
650 |
Acl, min spec gain (V/V) |
1 |
Slew rate (typ) (V/µs) |
3000 |
Vn at flatband (typ) (nV√Hz) |
9.3 |
Iq per channel (typ) (mA) |
11.5 |
Vos (offset voltage at 25°C) (max) (mV) |
7 |
Rating |
Catalog |
Operating temperature range (°C) |
-40 to 85 |
Input bias current (max) (pA) |
15000000 |
Offset drift (typ) (µV/°C) |
35 |
Iout (typ) (mA) |
90 |
2nd harmonic (dBc) |
62 |
3rd harmonic (dBc) |
78 |
Frequency of harmonic distortion measurement (MHz) |
10 |
SOIC (D)-8-29.4 mm² 4.9 x 6
All trademarks are the property of their respective owners.
The LMH6704 is a very wideband, DC coupled selectable gain buffer designed specifically for wide dynamic range systems requiring exceptional signal fidelity. The LMH6704 includes on chip feedback and gain set resistors, simplifying PCB layout while providing user selectable gains of +1, +2 and −1 V/V. The LMH6704 provides a disable pin, which places the amplifier in a high output impedance, low power mode. The Disable pin may be allowed to float high.
With a 650 MHz Small Signal Bandwidth (AV = +1), full power gain flatness to 200 MHz, and excellent Differential Gain and Phase, the LMH6704 is optimized for video applications. High resolution video systems will benefit from the LMH6704 ability to drive multiple video loads at low levels of differential gain or differential phase distortion.
The LMH6704 is constructed with proprietary high speed complementary bipolar process using proven current feedback circuit architectures. It is available in 8 Pin SOIC and 6 Pin SOT-23 packages.
WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK
