0
Sample rate (max) (Msps) |
80 |
Resolution (Bits) |
12 |
Number of input channels |
1 |
Interface type |
JESD204A |
Analog input BW (MHz) |
480 |
Features |
High Performance |
Rating |
Catalog |
Peak-to-peak input voltage range (V) |
2 |
Power consumption (typ) (mW) |
440 |
Architecture |
Pipeline |
SNR (dB) |
71.7 |
ENOB (Bits) |
11.5 |
SFDR (dB) |
80 |
Operating temperature range (°C) |
-40 to 85 |
Input buffer |
Yes |
VQFN (RHA)-40-36 mm² 6 x 6
The ADS61JB23 is a high-performance, low-power, single channel analog-to-digital converter with an integrated JESD204A output interface. Available in a 6 mm × 6 mm QFN package, with both single-lane and dual-lane output modes, the ADS61JB23 offers an unprecedented level of compactness. The output interface is compatible to the JESD204A standard, with an additional mode (as per IEEE Std 802.3-2002 part3, Clause 36.2.4.12) to interface seamlessly to the TI TLK family of SERDES transceivers. Equally impressive is the inclusion of an on-chip analog input buffer, providing isolation between the sample/hold switches and higher and more consistent input impedance.
The ADS61JB23 is specified over the industrial temperature range (–40°C to 85°C).