Product
0
ADS54T04
  • ADS54T04
  • ADS54T04

ADS54T04

ACTIVE

2-ch 500MSPS BTS Feedback and Receiver IC

Texas Instruments ADS54T04 Product Info

1 April 2026 3

Parameters

Number of input channels

2

Resolution (Bits)

12

Sample rate (max) (Msps)

500

Features

Decimating Filter, Differential Inputs, High Dynamic Range, Nap Mode, Out of Range Indicator, Power Down

Analog input BW (MHz)

1200

Power consumption (typ) (mW)

1600

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Package

NFBGA (ZAY)-196-144 mm² 12 x 12

Features

  • Dual Channel
  • 12-Bit Resolution
  • Maximum Clock Rate: 500 Msps
  • Low Swing Fullscale Input: 1.0 Vpp
  • Analog Input Buffer with High Impedance Input
  • Input Bandwidth (3dB): >1.2GHz
  • Data Output Interface: DDR LVDS
  • 196-Pin BGA Package (12×12mm)
  • Power Dissipation: 800mW/ch
  • Performance at fin = 230 MHz IF
    • SNR: 60.6 dBFS
    • SFDR: 77 dBc
  • Performance at fin = 700 MHz IF
    • SNR: 59.4 dBFS
    • SFDR: 70 dBc
  • Receive Mode: 2x Decimation with Low Pass or
    High Pass Filter
  • Feedback Mode: Burst Mode Output for Full
    Bandwidth DPD Feedback
  • Dual Channel
  • 12-Bit Resolution
  • Maximum Clock Rate: 500 Msps
  • Low Swing Fullscale Input: 1.0 Vpp
  • Analog Input Buffer with High Impedance Input
  • Input Bandwidth (3dB): >1.2GHz
  • Data Output Interface: DDR LVDS
  • 196-Pin BGA Package (12×12mm)
  • Power Dissipation: 800mW/ch
  • Performance at fin = 230 MHz IF
    • SNR: 60.6 dBFS
    • SFDR: 77 dBc
  • Performance at fin = 700 MHz IF
    • SNR: 59.4 dBFS
    • SFDR: 70 dBc
  • Receive Mode: 2x Decimation with Low Pass or
    High Pass Filter
  • Feedback Mode: Burst Mode Output for Full
    Bandwidth DPD Feedback

Description

The ADS54T04 is a high linearity dual channel 12-bit, 500 MSPS analog-to-digital converter (ADC) easing front end filter design for wide bandwidth receivers. The analog input buffer isolates the internal switching of the on-chip track-and-hold from disturbing the signal source as well as providing a high-impedance input. Two output modes are available for the output data – it can be decimated by two or the data can be output in burst mode. The burst mode output is designed specifically for DPD feedback applications where high resolution output data is available for a short period of time. Designed for high SFDR, the ADC has low-noise performance and outstanding spurious-free dynamic range over a large input-frequency range. The device is available in a 196pin BGA package and is specified over the full industrial temperature range (–40°C to 85°C).

Subscribe to Welllinkchips !
Your Name
* Email
Popular Posts
Featured Parts More >
Submit a request
CONTACT US
Company address

WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK

Send Enquiry
SEND e-MAIL
Office hour from 9am to 6pm ,
Monday through Friday, UTC/GMT +8