0
ACTIVE
Sample rate (max) (Msps) |
25 |
Resolution (Bits) |
12 |
Number of input channels |
4 |
Interface type |
Serial LVDS |
Analog input BW (MHz) |
540 |
Features |
High Dynamic Range, High Performance, Low Power |
Rating |
Automotive |
Peak-to-peak input voltage range (V) |
2 |
Power consumption (typ) (mW) |
177 |
Architecture |
Pipeline |
SNR (dB) |
70.2 |
ENOB (Bits) |
11.5 |
SFDR (dB) |
87 |
Operating temperature range (°C) |
-40 to 125 |
Input buffer |
Yes |
VQFNP (RWE)-56-64 mm² 8 x 8
The ADC3421-Q1 is an automotive-grade, high-linearity, ultra-low power, quad-channel, 12-bit, 25-MSPS analog-to-digital converter (ADC). The device is designed specifically to support demanding, high input frequency signals with large dynamic range requirements. An input clock divider gives more flexibility for system clock architecture design, and the SYSREF input enables complete system synchronization. The ADC3421-Q1 supports serial low-voltage differential signaling (LVDS) in order to reduce the number of interface lines, thus allowing for high system integration density. The serial LVDS interface is two-wire, where each ADC data are serialized and output over two LVDS pairs. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock that is used to serialize the 12-bit output data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs.
WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK
