Product
0
ZL40272
  • ZL40272

ZL40272

In Production

The ZL40272 is 3x12 HCSL/LVDS/LVPECL clock fanout buffer with ultra-low additive jitter of 24fs capable of operating at frequencies up to 1.5 GHz. Using the 12 output ZL40272 and utilizing the individual output pins or I2C interface, you can create hot-swappable PCIe clocktrees.Applications include PCI Express generation 1/2/3/4/5/6/7 clock distribution, Intel QPI and UPI distribution, Servers, storage and data centers, switches and routers.

Microchip Technology ZL40272 Product Info

16 April 2026 1

Parameters

Buffer Type

Fanout

Fanout

1:12

Icc (mA)

0

Input

LVPECL/HCSL/LVDS/SSTL/CML/LVCMOS

InputMux

Yes

Output Frequency (Max) (GHz)

1.5

MaxProp Delay (ps)

1186

MaxWithin Device Skew (ps)

50

No. of outputs

12

OE

1

Output

LVPECL/HCSL/LVDS/SSTL/CML/LVCMOS

PCIe Gen

1-7

Supply Voltage

2.5/3.3

Features

  • 3 to 1 input Multiplexer: Two inputs accept any differential (LVPECL, HCSL, LVDS, SSTL, CML, LVCMOS) or a single ended signal and the third input accepts a crystal or a single ended signal
  • Twelve differential HCSL/LVDS/LVPECL outputs
  • Ultra-low additive jitter: 24fs (integration band: 12kHz to 20MHz at 625MHz clock frequency)
  • Supports clock frequencies from 0 to 1.5GHz
  • Supports 2.5V or 3.3V power supplies on HCSL/LVDS/LVPECL outputs
  • Embedded Low Drop Out (LDO) Voltage regulator provides superior Power Supply Noise Rejection
  • Maximum output to output skew of 50ps
  • Device controlled via I2C or hardware control pins
  • Factory configurable default settings via OTP
  • Transparent for spread spectrum clock
      • Applications
    • PCIe Gen1/2/3/4/5/6/7 clock distribution
    • Wired communications: OTN, SONET/SDH, GE, 10 GE, FC and 10G FC
    • General purpose clock distribution
    • Low jitter clock trees
    • Logic translation
    • Clock and data signal restoration
    • Wireless communications
    • High performance microprocessor clock distribution
    • Test Equipment

    Description

    The ZL40272 is 3x12 HCSL/LVDS/LVPECL clock fanout buffer with ultra-low additive jitter of 24fs capable of operating at frequencies up to 1.5 GHz. Using the 12 output ZL40272 and utilizing the individual output pins or I2C interface, you can create hot-swappable PCIe clocktrees.

    Applications include PCI Express generation 1/2/3/4/5/6/7 clock distribution, Intel QPI and UPI distribution, Servers, storage and data centers, switches and routers.

    Subscribe to Welllinkchips !
    Your Name
    * Email
    Popular Posts
    Submit a request
    CONTACT US
    Company address

    WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK

    Send Enquiry
    SEND e-MAIL
    Office hour from 9am to 6pm ,
    Monday through Friday, UTC/GMT +8