• Ultra low additive jitter - 194fs RMS
• Input - LVPECL, LVDS, CML, HCSL, LVCMOS
• Glitch-free switching of references
• Six precision LVDS outputs
• Operating frequency up to 750 MHz
• Option for 2.5V or 3.3V power supply
• Current consumption - 95 mA
• On-chip Low Drop Out (LDO) Regulator for superior power supply rejection
• performance

The ZL40220 is an LVDS clock fanout buffer with six identical output clock drivers capable of operating at frequencies up to 750MHz.

The two Inputs to the ZL40220 are externally terminated to allow use of precision termination components and to allow full flexibility of input termination. The ZL40220 can accept DC coupled LVPECL or LVDS and AC coupled LVPECL, LVDS, CML or HCSL input signals; single ended input signals can also be accepted. A pin compatible device with internal termination is also available.

The ZL40220 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V+/-5% or 3.3V+/-5% supply. It's operation is guaranteed over the industrial temperature range -40°C to +85°C.