0
SY88933AL
  • SY88933AL

SY88933AL

In Production

The SY88933AL high-sensitivity limiting post amplifier is designed for use in fiber-optic receivers. The device connects to typical transimpedance amplifiers (TIAs). The linear signal output from TIAs can contain significant amounts of noise and may vary in amplitude over time. The SY88933AL quantizes these signals and outputs PECL level waveforms. The SY88933AL operates from a single +3.3V power supply, over temperatures ranging from -40°C to +8°C. With its wide bandwidth and high gain, signal with data rates up to 1.25Gbps and as small as 5mVPP can be amplified to drive devices with PECL inputs. The SY88933AL generates a high gain signal-detect (SD) open-collector TTL output. The SD function has a high gain input stage for increased sensitivity. A programmable signal-detect level set p...

Microchip Technology SY88933AL Product Info

16 April 2026 0

Parameters

Part Type

Continuous Mode

Power Supply (V)

3.3

Features

    • Single 3.3V power supply
    • DC-to-1.25Gbps operation
    • Low-noise PECL data outputs
    • High gain SD
    • Chatter-free open-collector TTL signal detect (SD) output with internal 4.75kO pull-up resistor
    • TTL EN input
    • Programmable SD level set (SDLVL)
    • Available in a tiny 10-pin MSOP package
    • Pin-compatible with SY88933V

Description

The SY88933AL high-sensitivity limiting post amplifier is designed for use in fiber-optic receivers. The device connects to typical transimpedance amplifiers (TIAs). The linear signal output from TIAs can contain significant amounts of noise and may vary in amplitude over time. The SY88933AL quantizes these signals and outputs PECL level waveforms. The SY88933AL operates from a single +3.3V power supply, over temperatures ranging from -40°C to +8°C. With its wide bandwidth and high gain, signal with data rates up to 1.25Gbps and as small as 5mVPP can be amplified to drive devices with PECL inputs. The SY88933AL generates a high gain signal-detect (SD) open-collector TTL output. The SD function has a high gain input stage for increased sensitivity. A programmable signal-detect level set pin (SDLVL) sets the sensitivity of the input amplitude detection. SD asserts high if the input amplitude rises above the threshold set by SDLVL and de-asserts low otherwise. The enable input (EN) de-asserts the true output signal without removing the input signal. The SD output can be fed back to the EN input to maintain output stability under a loss-of-signal condition. Typically, 3.4dB SD hysteresis is provided to prevent chattering.

Subscribe to Welllinkchips !
Your Name
* Email
Submit a request