0
SY88923AV
  • SY88923AV

SY88923AV

In Production

The SY88923AV limiting post amplifier with its high gain and wide bandwidth is ideal for use as a post amplifier in fiber-optic receivers with data rates up to 3.2Gbps. Signals as small as 5mVp-p can be amplified to drive devices with PECL inputs. The SY88923AV generates a chatter-free Loss-of-Signal (LOS) open collector TTL output. The SY88923AV incorporates a programmable level detect function to identify when the input signal has been lost. The LOS output will change from logic "LOW" to logic "HIGH" when input signal is smaller than the swing set by LOSLVL. This information can be fed back to the EN input of the device to maintain stability under loss-of-signal condition. Using LOSLVL pin, the sensitivity of the level detection can be adjusted. The LOSLVL voltage can be set by connecti...

Microchip Technology SY88923AV Product Info

16 April 2026 0

Parameters

Part Type

Continuous Mode

Power Supply (V)

3.3/5.0

Features

    • 3.3V and 5V power supply option
    • Up to 3.2Gbps operation
    • Low noise PECL data outputs
    • Chatter-Free open collector TTL LOS output
    • TTL /EN Input
    • Differential PECL inputs for data
    • Available in a tiny 10-pin (3mm) MSOP and 10-pin (3mm) EPAD-MSOP

Description

The SY88923AV limiting post amplifier with its high gain and wide bandwidth is ideal for use as a post amplifier in fiber-optic receivers with data rates up to 3.2Gbps. Signals as small as 5mVp-p can be amplified to drive devices with PECL inputs. The SY88923AV generates a chatter-free Loss-of-Signal (LOS) open collector TTL output. The SY88923AV incorporates a programmable level detect function to identify when the input signal has been lost. The LOS output will change from logic "LOW" to logic "HIGH" when input signal is smaller than the swing set by LOSLVL. This information can be fed back to the EN input of the device to maintain stability under loss-of-signal condition. Using LOSLVL pin, the sensitivity of the level detection can be adjusted. The LOSLVL voltage can be set by connecting a resistor divider between VCC and VREF shown in Figure 3. "Typical Operating Characteristics" on page 6 show the relationship between input level sensitivity and the voltage set on LOSLVL. The LOS output is a TTL open collector output that requires a pull-up resistor for proper operation, Figure 1. (see PDF file)

Subscribe to Welllinkchips !
Your Name
* Email
Submit a request