0
PIC24F16KA102
  • PIC24F16KA102
  • PIC24F16KA102
  • PIC24F16KA102
  • PIC24F16KA102

PIC24F16KA102

In Production

16-bit Microcontroller featuring XLP for eXtreme Low Power consumption. Designed for power constrained and battery powered applications. Features unique peripherals like deep sleep mode DSBOR, DSWDT and RTCC for industry leading low power performance.

Microchip Technology PIC24F16KA102 Product Info

16 April 2026 0

Parameters

CPU Type

16-bit PIC MCU

CPU Speed Max MHz (megahertz)

16

Program Memory Size (KB)

16

Multiple Flash Panels

No

Direct Memory Access (DMA) Channels

0

Temp. Range Min.(C°)

-40

Temp. Range Max.(C°)

125

Operation Voltage Min.(V)

1.8

Operation Voltage Max.(V)

3.6

Pin Count

28

Low Power

Yes

Number of Comparators

2

ADC Modules

1

ADC Channels

9

ADC Resolution Max

10

ADC Sampling Rate (ksps)

500

Number of DACs

0

DAC outputs

0

Max DAC Resolution (bits)

0

Hardware RTCC

No

Motor Control PWM Channels

0

SMPS PWM Channels

0

Number of PWM Time Bases

1

Output Compare Channels

1

USB Interface

None

Number of CAN Modules

0

Type of CAN module Max

None

Crypto Engine

No

Quadrature Encoder Interface (QEI)

0

Segment LCD

0

LCD/Graphics Interface

No

Configurable Logic Cell Modules (CLC /CCL)

0

Peripheral Pin Select (PPS)/Pin Muxing

No

Supported in MPLAB Code Configurator

Yes

Features

    Typical nanoWatt XLP specifications include:
  • 20nA Deep Sleep mode
  • 25nA Sleep mode (RAM retention)
  • 500nA Real Time Clock & Calendar operation in Sleep modes
  • 400nA Watch Dog Timer operation in Sleep modes
  • 512 Bytes of Data EEPROM
    Other Low Power Specifications include:
  • 5uS wake-up from Sleep
  • 50nA I/O port leakage
  • 195uA at 1MHz Run mode
  • Power Modes: Run, Doze, Idle, Sleep, Deep Sleep
  • System Supervisors: Low Power BOR, WDT, INT0 and RTCC
  • Internal oscillator support - 31 kHz to 8 MHz, up to 32 MHz with 4X PLL
  • Fail-Safe Clock Monitor – allows safe shutdown if clock fails
    CPU:
  • Up to 16 MIPS performance
  • Single Cycle Instruction Execution
  • 16 x 16 Hardware Multiply, & 32-bit x 16-bit Hardware Divider
  • C Compiler Optimized Instruction Set System
    Peripherals:
  • 10-bit Differential ADC, 9 channels, 500k samples per second, 16-deep result buffer
  • Charge Time Measurement Unit (CTMU) enabling 9 channels of Capacitive Touch
  • Two Analog rail-to-rail comparators Peripherals
  • 2 UART Modules with LIN and IrDA support, 4 Deep FIFO
  • SPI Modules with 8 Deep FIFO
  • I2C™ Modules with Master and Slave Modes
  • Hardware RTCC, Real-Time Clock Calendar with Alarms

Description

16-bit Microcontroller featuring XLP for eXtreme Low Power consumption. Designed for power constrained and battery powered applications. Features unique peripherals like deep sleep mode DSBOR, DSWDT and RTCC for industry leading low power performance.

Subscribe to Welllinkchips !
Your Name
* Email
Submit a request