0
Not Recommended for new designs
ADC Resolution Max b (bit) |
0 |
Number of Comparators |
2 |
Data EEPROM (bytes) |
128 |
Data Signal Modulator (DSM) |
0 |
Numerically Controlled Oscillator (NCO) |
0 |
Operation Voltage Max.(V) |
5.5 |
Operation Voltage Min.(V) |
3 |
RAM B (byte) |
224 |
Program Memory Size (KB) |
1.75 |
Low Power |
No |
ADC Channels |
0 |
Pincount |
18 |
Stand alone PWM |
0 |
Zero Cross Detect |
0 |
The high performance of the PIC16F62X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16F62X uses a Harvard architecture, in which, program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional Von Neumann architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single-word instructions.
WELL LINK CHIPS GROUP CO.,LIMITED FLAT/RM 1802 BEVERLY HOUSE 93-107 LOCKHART ROAD WANCHAI HK
